Verilog: simplify synthesis of assignments to part select#1673
Merged
tautschnig merged 1 commit intomainfrom Feb 26, 2026
Merged
Verilog: simplify synthesis of assignments to part select#1673tautschnig merged 1 commit intomainfrom
tautschnig merged 1 commit intomainfrom
Conversation
This simplifies the implementation of the synthesis for assignments to part select expressions, using the fact that the given rhs has already been synthesised.
df8bdd5 to
45e7458
Compare
tautschnig
approved these changes
Feb 26, 2026
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
This simplifies the implementation of the synthesis for assignments to part select expressions, using the fact that the given rhs has already been synthesised.