-
Notifications
You must be signed in to change notification settings - Fork 1
Expand file tree
/
Copy pathBlock22.bdf
More file actions
266 lines (266 loc) · 7.01 KB
/
Block22.bdf
File metadata and controls
266 lines (266 loc) · 7.01 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020 Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions
and other software and tools, and any partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Intel Program License
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors. Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
(input)
(rect 168 216 336 232)
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
(text "A[3..0]" (rect 5 0 38 12)(font "Arial" ))
(pt 168 8)
(drawing
(line (pt 84 12)(pt 109 12))
(line (pt 84 4)(pt 109 4))
(line (pt 113 8)(pt 168 8))
(line (pt 84 12)(pt 84 4))
(line (pt 109 4)(pt 113 8))
(line (pt 109 12)(pt 113 8))
)
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
(input)
(rect 160 232 328 248)
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
(text "B[3..0]" (rect 5 0 35 17)(font "Intel Clear" ))
(pt 168 8)
(drawing
(line (pt 84 12)(pt 109 12))
(line (pt 84 4)(pt 109 4))
(line (pt 113 8)(pt 168 8))
(line (pt 84 12)(pt 84 4))
(line (pt 109 4)(pt 113 8))
(line (pt 109 12)(pt 113 8))
)
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
(input)
(rect 168 248 336 264)
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
(text "C[3..0]" (rect 5 0 35 17)(font "Intel Clear" ))
(pt 168 8)
(drawing
(line (pt 84 12)(pt 109 12))
(line (pt 84 4)(pt 109 4))
(line (pt 113 8)(pt 168 8))
(line (pt 84 12)(pt 84 4))
(line (pt 109 4)(pt 113 8))
(line (pt 109 12)(pt 113 8))
)
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
(input)
(rect 176 264 344 280)
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
(text "Val[3..0]" (rect 5 0 45 17)(font "Intel Clear" ))
(pt 168 8)
(drawing
(line (pt 84 12)(pt 109 12))
(line (pt 84 4)(pt 109 4))
(line (pt 113 8)(pt 168 8))
(line (pt 84 12)(pt 84 4))
(line (pt 109 4)(pt 113 8))
(line (pt 109 12)(pt 113 8))
)
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
(input)
(rect 168 360 336 376)
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
(text "Sop1[0]" (rect 5 0 41 17)(font "Intel Clear" ))
(pt 168 8)
(drawing
(line (pt 84 12)(pt 109 12))
(line (pt 84 4)(pt 109 4))
(line (pt 113 8)(pt 168 8))
(line (pt 84 12)(pt 84 4))
(line (pt 109 4)(pt 113 8))
(line (pt 109 12)(pt 113 8))
)
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
(input)
(rect 184 376 352 392)
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
(text "Sop1[1]" (rect 5 0 41 17)(font "Intel Clear" ))
(pt 168 8)
(drawing
(line (pt 84 12)(pt 109 12))
(line (pt 84 4)(pt 109 4))
(line (pt 113 8)(pt 168 8))
(line (pt 84 12)(pt 84 4))
(line (pt 109 4)(pt 113 8))
(line (pt 109 12)(pt 113 8))
)
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
(input)
(rect 216 400 384 416)
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
(text "Sop2[0]" (rect 5 0 41 17)(font "Intel Clear" ))
(pt 168 8)
(drawing
(line (pt 84 12)(pt 109 12))
(line (pt 84 4)(pt 109 4))
(line (pt 113 8)(pt 168 8))
(line (pt 84 12)(pt 84 4))
(line (pt 109 4)(pt 113 8))
(line (pt 109 12)(pt 113 8))
)
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
(input)
(rect 256 424 424 440)
(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
(text "Sop2[1]" (rect 5 0 41 17)(font "Intel Clear" ))
(pt 168 8)
(drawing
(line (pt 84 12)(pt 109 12))
(line (pt 84 4)(pt 109 4))
(line (pt 113 8)(pt 168 8))
(line (pt 84 12)(pt 84 4))
(line (pt 109 4)(pt 113 8))
(line (pt 109 12)(pt 113 8))
)
(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(symbol
(rect 600 192 696 384)
(text "aa" (rect 5 0 19 19)(font "Intel Clear" (font_size 8)))
(text "inst" (rect 8 171 24 188)(font "Intel Clear" ))
(port
(pt 0 32)
(input)
(text "A[3..0]" (rect 0 0 38 19)(font "Intel Clear" (font_size 8)))
(text "A[3..0]" (rect 21 27 59 46)(font "Intel Clear" (font_size 8)))
(line (pt 0 32)(pt 16 32)(line_width 3))
)
(port
(pt 0 48)
(input)
(text "B[3..0]" (rect 0 0 38 19)(font "Intel Clear" (font_size 8)))
(text "B[3..0]" (rect 21 43 59 62)(font "Intel Clear" (font_size 8)))
(line (pt 0 48)(pt 16 48)(line_width 3))
)
(port
(pt 0 64)
(input)
(text "C[3..0]" (rect 0 0 38 19)(font "Intel Clear" (font_size 8)))
(text "C[3..0]" (rect 21 59 59 78)(font "Intel Clear" (font_size 8)))
(line (pt 0 64)(pt 16 64)(line_width 3))
)
(port
(pt 0 80)
(input)
(text "Val[3..0]" (rect 0 0 49 19)(font "Intel Clear" (font_size 8)))
(text "Val[3..0]" (rect 21 75 70 94)(font "Intel Clear" (font_size 8)))
(line (pt 0 80)(pt 16 80)(line_width 3))
)
(port
(pt 0 96)
(input)
(text "sop1[0]" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
(text "sop1[0]" (rect 21 91 68 110)(font "Intel Clear" (font_size 8)))
(line (pt 0 96)(pt 16 96))
)
(port
(pt 0 112)
(input)
(text "sop1[1]" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
(text "sop1[1]" (rect 21 107 68 126)(font "Intel Clear" (font_size 8)))
(line (pt 0 112)(pt 16 112))
)
(port
(pt 0 128)
(input)
(text "sop2[0]" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
(text "sop2[0]" (rect 21 123 68 142)(font "Intel Clear" (font_size 8)))
(line (pt 0 128)(pt 16 128))
)
(port
(pt 0 144)
(input)
(text "sop2[1]" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
(text "sop2[1]" (rect 21 139 68 158)(font "Intel Clear" (font_size 8)))
(line (pt 0 144)(pt 16 144))
)
(drawing
(rectangle (rect 16 16 80 176))
)
)
(connector
(pt 336 368)
(pt 336 288)
)
(connector
(pt 352 384)
(pt 352 304)
)
(connector
(pt 384 408)
(pt 384 320)
)
(connector
(pt 424 432)
(pt 424 336)
)
(connector
(pt 336 224)
(pt 600 224)
(bus)
)
(connector
(pt 328 240)
(pt 600 240)
(bus)
)
(connector
(pt 336 256)
(pt 600 256)
(bus)
)
(connector
(pt 344 272)
(pt 600 272)
(bus)
)
(connector
(pt 336 288)
(pt 600 288)
)
(connector
(pt 352 304)
(pt 600 304)
)
(connector
(pt 384 320)
(pt 600 320)
)
(connector
(pt 424 336)
(pt 600 336)
)