|
| 1 | +# Copyright 2011 Free Software Foundation, Inc. |
| 2 | + |
| 3 | +# This program is free software; you can redistribute it and/or modify |
| 4 | +# it under the terms of the GNU General Public License as published by |
| 5 | +# the Free Software Foundation; either version 3 of the License, or |
| 6 | +# (at your option) any later version. |
| 7 | +# |
| 8 | +# This program is distributed in the hope that it will be useful, |
| 9 | +# but WITHOUT ANY WARRANTY; without even the implied warranty of |
| 10 | +# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| 11 | +# GNU General Public License for more details. |
| 12 | +# |
| 13 | +# You should have received a copy of the GNU General Public License |
| 14 | +# along with this program. If not, see <http://www.gnu.org/licenses/>. |
| 15 | + |
| 16 | +if {![istarget "x86_64-*-*"]} then { |
| 17 | + return |
| 18 | +} |
| 19 | + |
| 20 | +set testfile amd64-ivy-bridge |
| 21 | +set test compilation |
| 22 | +if [prepare_for_testing ${testfile}.exp ${testfile}.x ${testfile}.S [list debug "additional_flags=-m64 -nostdlib"]] { |
| 23 | + fail $test |
| 24 | + return -1 |
| 25 | +} |
| 26 | +pass $test |
| 27 | + |
| 28 | +gdb_test_no_output "set disassembly-flavor att" |
| 29 | +# gas/i386/x86-64-rdrnd.d |
| 30 | +# gas/i386/x86-64-f16c.d |
| 31 | +# gas/i386/x86-64-fsgs.d |
| 32 | +gdb_test "disassemble/r _start" "\r |
| 33 | +Dump of assembler code for function _start:\r |
| 34 | +\[^\r\n\]+:\t66 0f c7 f3\t\( \)?rdrand %bx\r |
| 35 | +\[^\r\n\]+:\t0f c7 f3\t\( \)?rdrand %ebx\r |
| 36 | +\[^\r\n\]+:\t48 0f c7 f3\t\( \)?rdrand %rbx\r |
| 37 | +\[^\r\n\]+:\t66 41 0f c7 f0\t\( \)?rdrand %r8w\r |
| 38 | +\[^\r\n\]+:\t41 0f c7 f0\t\( \)?rdrand %r8d\r |
| 39 | +\[^\r\n\]+:\t49 0f c7 f0\t\( \)?rdrand %r8\r |
| 40 | +\[^\r\n\]+:\t66 0f c7 f3\t\( \)?rdrand %bx\r |
| 41 | +\[^\r\n\]+:\t0f c7 f3\t\( \)?rdrand %ebx\r |
| 42 | +\[^\r\n\]+:\t48 0f c7 f3\t\( \)?rdrand %rbx\r |
| 43 | +\[^\r\n\]+:\t66 41 0f c7 f0\t\( \)?rdrand %r8w\r |
| 44 | +\[^\r\n\]+:\t41 0f c7 f0\t\( \)?rdrand %r8d\r |
| 45 | +\[^\r\n\]+:\t49 0f c7 f0\t\( \)?rdrand %r8\r |
| 46 | +\[^\r\n\]+:\tc4 e2 7d 13 e4\t\( \)?vcvtph2ps %xmm4,%ymm4\r |
| 47 | +\[^\r\n\]+:\tc4 42 7d 13 00\t\( \)?vcvtph2ps \\(%r8\\),%ymm8\r |
| 48 | +\[^\r\n\]+:\tc4 e2 79 13 f4\t\( \)?vcvtph2ps %xmm4,%xmm6\r |
| 49 | +\[^\r\n\]+:\tc4 e2 79 13 21\t\( \)?vcvtph2ps \\(%rcx\\),%xmm4\r |
| 50 | +\[^\r\n\]+:\tc4 e3 7d 1d e4 02\t\( \)?vcvtps2ph \\\$0x2,%ymm4,%xmm4\r |
| 51 | +\[^\r\n\]+:\tc4 43 7d 1d 00 02\t\( \)?vcvtps2ph \\\$0x2,%ymm8,\\(%r8\\)\r |
| 52 | +\[^\r\n\]+:\tc4 e3 79 1d e4 02\t\( \)?vcvtps2ph \\\$0x2,%xmm4,%xmm4\r |
| 53 | +\[^\r\n\]+:\tc4 e3 79 1d 21 02\t\( \)?vcvtps2ph \\\$0x2,%xmm4,\\(%rcx\\)\r |
| 54 | +\[^\r\n\]+:\tc4 e2 7d 13 e4\t\( \)?vcvtph2ps %xmm4,%ymm4\r |
| 55 | +\[^\r\n\]+:\tc4 42 7d 13 00\t\( \)?vcvtph2ps \\(%r8\\),%ymm8\r |
| 56 | +\[^\r\n\]+:\tc4 e2 7d 13 21\t\( \)?vcvtph2ps \\(%rcx\\),%ymm4\r |
| 57 | +\[^\r\n\]+:\tc4 e2 79 13 f4\t\( \)?vcvtph2ps %xmm4,%xmm6\r |
| 58 | +\[^\r\n\]+:\tc4 e2 79 13 21\t\( \)?vcvtph2ps \\(%rcx\\),%xmm4\r |
| 59 | +\[^\r\n\]+:\tc4 e2 79 13 21\t\( \)?vcvtph2ps \\(%rcx\\),%xmm4\r |
| 60 | +\[^\r\n\]+:\tc4 e3 7d 1d e4 02\t\( \)?vcvtps2ph \\\$0x2,%ymm4,%xmm4\r |
| 61 | +\[^\r\n\]+:\tc4 e3 7d 1d 21 02\t\( \)?vcvtps2ph \\\$0x2,%ymm4,\\(%rcx\\)\r |
| 62 | +\[^\r\n\]+:\tc4 e3 7d 1d 21 02\t\( \)?vcvtps2ph \\\$0x2,%ymm4,\\(%rcx\\)\r |
| 63 | +\[^\r\n\]+:\tc4 e3 79 1d e4 02\t\( \)?vcvtps2ph \\\$0x2,%xmm4,%xmm4\r |
| 64 | +\[^\r\n\]+:\tc4 43 79 1d 00 02\t\( \)?vcvtps2ph \\\$0x2,%xmm8,\\(%r8\\)\r |
| 65 | +\[^\r\n\]+:\tc4 e3 79 1d 21 02\t\( \)?vcvtps2ph \\\$0x2,%xmm4,\\(%rcx\\)\r |
| 66 | +\[^\r\n\]+:\tf3 0f ae c3\t\( \)?rdfsbase %ebx\r |
| 67 | +\[^\r\n\]+:\tf3 48 0f ae c3\t\( \)?rdfsbase %rbx\r |
| 68 | +\[^\r\n\]+:\tf3 41 0f ae c0\t\( \)?rdfsbase %r8d\r |
| 69 | +\[^\r\n\]+:\tf3 49 0f ae c0\t\( \)?rdfsbase %r8\r |
| 70 | +\[^\r\n\]+:\tf3 0f ae cb\t\( \)?rdgsbase %ebx\r |
| 71 | +\[^\r\n\]+:\tf3 48 0f ae cb\t\( \)?rdgsbase %rbx\r |
| 72 | +\[^\r\n\]+:\tf3 41 0f ae c8\t\( \)?rdgsbase %r8d\r |
| 73 | +\[^\r\n\]+:\tf3 49 0f ae c8\t\( \)?rdgsbase %r8\r |
| 74 | +\[^\r\n\]+:\tf3 0f ae d3\t\( \)?wrfsbase %ebx\r |
| 75 | +\[^\r\n\]+:\tf3 48 0f ae d3\t\( \)?wrfsbase %rbx\r |
| 76 | +\[^\r\n\]+:\tf3 41 0f ae d0\t\( \)?wrfsbase %r8d\r |
| 77 | +\[^\r\n\]+:\tf3 49 0f ae d0\t\( \)?wrfsbase %r8\r |
| 78 | +\[^\r\n\]+:\tf3 0f ae db\t\( \)?wrgsbase %ebx\r |
| 79 | +\[^\r\n\]+:\tf3 48 0f ae db\t\( \)?wrgsbase %rbx\r |
| 80 | +\[^\r\n\]+:\tf3 41 0f ae d8\t\( \)?wrgsbase %r8d\r |
| 81 | +\[^\r\n\]+:\tf3 49 0f ae d8\t\( \)?wrgsbase %r8\r |
| 82 | +\[^\r\n\]+:\tf3 0f ae c3\t\( \)?rdfsbase %ebx\r |
| 83 | +\[^\r\n\]+:\tf3 48 0f ae c3\t\( \)?rdfsbase %rbx\r |
| 84 | +\[^\r\n\]+:\tf3 41 0f ae c0\t\( \)?rdfsbase %r8d\r |
| 85 | +\[^\r\n\]+:\tf3 49 0f ae c0\t\( \)?rdfsbase %r8\r |
| 86 | +\[^\r\n\]+:\tf3 0f ae cb\t\( \)?rdgsbase %ebx\r |
| 87 | +\[^\r\n\]+:\tf3 48 0f ae cb\t\( \)?rdgsbase %rbx\r |
| 88 | +\[^\r\n\]+:\tf3 41 0f ae c8\t\( \)?rdgsbase %r8d\r |
| 89 | +\[^\r\n\]+:\tf3 49 0f ae c8\t\( \)?rdgsbase %r8\r |
| 90 | +\[^\r\n\]+:\tf3 0f ae d3\t\( \)?wrfsbase %ebx\r |
| 91 | +\[^\r\n\]+:\tf3 48 0f ae d3\t\( \)?wrfsbase %rbx\r |
| 92 | +\[^\r\n\]+:\tf3 41 0f ae d0\t\( \)?wrfsbase %r8d\r |
| 93 | +\[^\r\n\]+:\tf3 49 0f ae d0\t\( \)?wrfsbase %r8\r |
| 94 | +\[^\r\n\]+:\tf3 0f ae db\t\( \)?wrgsbase %ebx\r |
| 95 | +\[^\r\n\]+:\tf3 48 0f ae db\t\( \)?wrgsbase %rbx\r |
| 96 | +\[^\r\n\]+:\tf3 41 0f ae d8\t\( \)?wrgsbase %r8d\r |
| 97 | +\[^\r\n\]+:\tf3 49 0f ae d8\t\( \)?wrgsbase %r8\r |
| 98 | +End of assembler dump\\." "att" |
| 99 | + |
| 100 | +gdb_test_no_output "set disassembly-flavor intel" |
| 101 | +# gas/i386/x86-64-rdrnd-intel.d |
| 102 | +# gas/i386/x86-64-f16c-intel.d |
| 103 | +# gas/i386/x86-64-fsgs-intel.d |
| 104 | +gdb_test "disassemble/r _start" "\r |
| 105 | +Dump of assembler code for function _start:\r |
| 106 | +\[^\r\n\]+:\t66 0f c7 f3\t\( \)?rdrand bx\r |
| 107 | +\[^\r\n\]+:\t0f c7 f3\t\( \)?rdrand ebx\r |
| 108 | +\[^\r\n\]+:\t48 0f c7 f3\t\( \)?rdrand rbx\r |
| 109 | +\[^\r\n\]+:\t66 41 0f c7 f0\t\( \)?rdrand r8w\r |
| 110 | +\[^\r\n\]+:\t41 0f c7 f0\t\( \)?rdrand r8d\r |
| 111 | +\[^\r\n\]+:\t49 0f c7 f0\t\( \)?rdrand r8\r |
| 112 | +\[^\r\n\]+:\t66 0f c7 f3\t\( \)?rdrand bx\r |
| 113 | +\[^\r\n\]+:\t0f c7 f3\t\( \)?rdrand ebx\r |
| 114 | +\[^\r\n\]+:\t48 0f c7 f3\t\( \)?rdrand rbx\r |
| 115 | +\[^\r\n\]+:\t66 41 0f c7 f0\t\( \)?rdrand r8w\r |
| 116 | +\[^\r\n\]+:\t41 0f c7 f0\t\( \)?rdrand r8d\r |
| 117 | +\[^\r\n\]+:\t49 0f c7 f0\t\( \)?rdrand r8\r |
| 118 | +\[^\r\n\]+:\tc4 e2 7d 13 e4\t\( \)?vcvtph2ps ymm4,xmm4\r |
| 119 | +\[^\r\n\]+:\tc4 42 7d 13 00\t\( \)?vcvtph2ps ymm8,XMMWORD PTR \\\[r8\\\]\r |
| 120 | +\[^\r\n\]+:\tc4 e2 79 13 f4\t\( \)?vcvtph2ps xmm6,xmm4\r |
| 121 | +\[^\r\n\]+:\tc4 e2 79 13 21\t\( \)?vcvtph2ps xmm4,QWORD PTR \\\[rcx\\\]\r |
| 122 | +\[^\r\n\]+:\tc4 e3 7d 1d e4 02\t\( \)?vcvtps2ph xmm4,ymm4,0x2\r |
| 123 | +\[^\r\n\]+:\tc4 43 7d 1d 00 02\t\( \)?vcvtps2ph XMMWORD PTR \\\[r8\\\],ymm8,0x2\r |
| 124 | +\[^\r\n\]+:\tc4 e3 79 1d e4 02\t\( \)?vcvtps2ph xmm4,xmm4,0x2\r |
| 125 | +\[^\r\n\]+:\tc4 e3 79 1d 21 02\t\( \)?vcvtps2ph QWORD PTR \\\[rcx\\\],xmm4,0x2\r |
| 126 | +\[^\r\n\]+:\tc4 e2 7d 13 e4\t\( \)?vcvtph2ps ymm4,xmm4\r |
| 127 | +\[^\r\n\]+:\tc4 42 7d 13 00\t\( \)?vcvtph2ps ymm8,XMMWORD PTR \\\[r8\\\]\r |
| 128 | +\[^\r\n\]+:\tc4 e2 7d 13 21\t\( \)?vcvtph2ps ymm4,XMMWORD PTR \\\[rcx\\\]\r |
| 129 | +\[^\r\n\]+:\tc4 e2 79 13 f4\t\( \)?vcvtph2ps xmm6,xmm4\r |
| 130 | +\[^\r\n\]+:\tc4 e2 79 13 21\t\( \)?vcvtph2ps xmm4,QWORD PTR \\\[rcx\\\]\r |
| 131 | +\[^\r\n\]+:\tc4 e2 79 13 21\t\( \)?vcvtph2ps xmm4,QWORD PTR \\\[rcx\\\]\r |
| 132 | +\[^\r\n\]+:\tc4 e3 7d 1d e4 02\t\( \)?vcvtps2ph xmm4,ymm4,0x2\r |
| 133 | +\[^\r\n\]+:\tc4 e3 7d 1d 21 02\t\( \)?vcvtps2ph XMMWORD PTR \\\[rcx\\\],ymm4,0x2\r |
| 134 | +\[^\r\n\]+:\tc4 e3 7d 1d 21 02\t\( \)?vcvtps2ph XMMWORD PTR \\\[rcx\\\],ymm4,0x2\r |
| 135 | +\[^\r\n\]+:\tc4 e3 79 1d e4 02\t\( \)?vcvtps2ph xmm4,xmm4,0x2\r |
| 136 | +\[^\r\n\]+:\tc4 43 79 1d 00 02\t\( \)?vcvtps2ph QWORD PTR \\\[r8\\\],xmm8,0x2\r |
| 137 | +\[^\r\n\]+:\tc4 e3 79 1d 21 02\t\( \)?vcvtps2ph QWORD PTR \\\[rcx\\\],xmm4,0x2\r |
| 138 | +\[^\r\n\]+:\tf3 0f ae c3\t\( \)?rdfsbase ebx\r |
| 139 | +\[^\r\n\]+:\tf3 48 0f ae c3\t\( \)?rdfsbase rbx\r |
| 140 | +\[^\r\n\]+:\tf3 41 0f ae c0\t\( \)?rdfsbase r8d\r |
| 141 | +\[^\r\n\]+:\tf3 49 0f ae c0\t\( \)?rdfsbase r8\r |
| 142 | +\[^\r\n\]+:\tf3 0f ae cb\t\( \)?rdgsbase ebx\r |
| 143 | +\[^\r\n\]+:\tf3 48 0f ae cb\t\( \)?rdgsbase rbx\r |
| 144 | +\[^\r\n\]+:\tf3 41 0f ae c8\t\( \)?rdgsbase r8d\r |
| 145 | +\[^\r\n\]+:\tf3 49 0f ae c8\t\( \)?rdgsbase r8\r |
| 146 | +\[^\r\n\]+:\tf3 0f ae d3\t\( \)?wrfsbase ebx\r |
| 147 | +\[^\r\n\]+:\tf3 48 0f ae d3\t\( \)?wrfsbase rbx\r |
| 148 | +\[^\r\n\]+:\tf3 41 0f ae d0\t\( \)?wrfsbase r8d\r |
| 149 | +\[^\r\n\]+:\tf3 49 0f ae d0\t\( \)?wrfsbase r8\r |
| 150 | +\[^\r\n\]+:\tf3 0f ae db\t\( \)?wrgsbase ebx\r |
| 151 | +\[^\r\n\]+:\tf3 48 0f ae db\t\( \)?wrgsbase rbx\r |
| 152 | +\[^\r\n\]+:\tf3 41 0f ae d8\t\( \)?wrgsbase r8d\r |
| 153 | +\[^\r\n\]+:\tf3 49 0f ae d8\t\( \)?wrgsbase r8\r |
| 154 | +\[^\r\n\]+:\tf3 0f ae c3\t\( \)?rdfsbase ebx\r |
| 155 | +\[^\r\n\]+:\tf3 48 0f ae c3\t\( \)?rdfsbase rbx\r |
| 156 | +\[^\r\n\]+:\tf3 41 0f ae c0\t\( \)?rdfsbase r8d\r |
| 157 | +\[^\r\n\]+:\tf3 49 0f ae c0\t\( \)?rdfsbase r8\r |
| 158 | +\[^\r\n\]+:\tf3 0f ae cb\t\( \)?rdgsbase ebx\r |
| 159 | +\[^\r\n\]+:\tf3 48 0f ae cb\t\( \)?rdgsbase rbx\r |
| 160 | +\[^\r\n\]+:\tf3 41 0f ae c8\t\( \)?rdgsbase r8d\r |
| 161 | +\[^\r\n\]+:\tf3 49 0f ae c8\t\( \)?rdgsbase r8\r |
| 162 | +\[^\r\n\]+:\tf3 0f ae d3\t\( \)?wrfsbase ebx\r |
| 163 | +\[^\r\n\]+:\tf3 48 0f ae d3\t\( \)?wrfsbase rbx\r |
| 164 | +\[^\r\n\]+:\tf3 41 0f ae d0\t\( \)?wrfsbase r8d\r |
| 165 | +\[^\r\n\]+:\tf3 49 0f ae d0\t\( \)?wrfsbase r8\r |
| 166 | +\[^\r\n\]+:\tf3 0f ae db\t\( \)?wrgsbase ebx\r |
| 167 | +\[^\r\n\]+:\tf3 48 0f ae db\t\( \)?wrgsbase rbx\r |
| 168 | +\[^\r\n\]+:\tf3 41 0f ae d8\t\( \)?wrgsbase r8d\r |
| 169 | +\[^\r\n\]+:\tf3 49 0f ae d8\t\( \)?wrgsbase r8\r |
| 170 | +End of assembler dump\\." "intel" |
0 commit comments